Energy Efficient Last Level Caches via Last Read/Write Prediction

• Marco A. Z. Alves UFRGS
• Carlos Villavieja University of Texas at Austin
• Matthias Diener UFRGS
• Philippe O. A. Navaux UFRGS

Abstract

The size of the Last Level Caches (LLC) in multi-core architectures is increasing, and so is their power consumption. However, most of this power is wasted on unused or invalid cache lines. For dirty cache lines, the LLC waits until the line is evicted to be written back to memory. Hence, dirty lines compete for the memory bandwidth with read requests (prefetch and demand), increasing pressure on the memory controller. This paper proposes a Dead Line and Early Write-Back Predictor (DEWP) to improve the energy efficiency of the LLC. DEWP early evicts dead cache lines with an average accuracy of 94%, and only 2% false positives. DEWP also allows scheduling of dirty lines for early eviction, allowing earlier write-backs. Using DEWP over a set of single and multi-threaded benchmarks, we obtain an average of 61% static energy savings, while maintaining the performance, for both inclusive and non-inclusive LLCs.

Keywords: Radiation detectors, Benchmark testing, Prefetching, Energy consumption, Accuracy, Logic gates, History, Computer Architecture, Cache Memory, Energy Efficiency, Dead line, Write-back predictor