Multi-dimensional Evaluation of Haswell's Transactional Memory Performance

• Marcio Machado Pereira UNICAMP
• Matthew Gaudet University of Alberta
• José Nelson Amaral University of Alberta
• Guido Araújo UNICAMP

Abstract

This paper presents an extensive performance study of the implementation of Hardware Transactional Memory (HTM) in the Haswell generation of Intel x86 core processors. This study evaluates the strengths and weaknesses of this new architecture exploring several dimensions in the space of Transactional Memory (TM) application characteristics using the Eigenbench [1] and the CLOMP-TM [2] benchmarks. This detailed performance study provides insights on the constraints imposed by the Intel's Transaction Synchronization Extension (Intel's TSX) and introduces a simple, but efficient policy for guaranteeing forward progress on top of the besteffort Intel's HTM and also was critical to achieving performance. The evaluation also shows that there are a number of potential improvements for designers of TM applications and software systems that use Intel's TM and provides recommendations to extract maximum benefit from the current TM support available in Haswell.

Keywords: Hardware, Benchmark testing, Pollution, Software, Registers, Synchronization, Buffer storage