ASIC Design of Shared Vector Accelerators for Multicore Processors

• Spiridon F. Beldianu New Jersey Institute of Technology
• Sotirios G. Ziavras New Jersey Institute of Technology

Resumo

Vector coprocessor (VP) resources are often underutilized due to the lack of sustained DLP (data-level parallelism) or the presence of vector-length variations in application code. Our work is motivated by: a) the omnipresence of vector operations in high-performance scientific and embedded applications, b) the need for performance and energy efficiency, and c) applications that must often handle various vector sizes. Our design for VP sharing in multicores enhances performance while maintaining low area and energy costs. Our 40nm ASIC design yields 16.66 GFLOPs/Watt. Also, a detailed clock and power gating analysis further proves the viability of our approach.

Palavras-chave: Vectors, Clocks, Power demand, Multicore processing, Registers, Application specific integrated circuits, Logic gates, ASIC design, vector processor, multicore processor, power management