Processador de Rede com Suporte a Multi-protocolo e Topologias Dinâmicas
Abstract
This paper presents a network processor with dedicated micro-architecture and instruction set optimized to be used in computer networks (SAN, LAN, WAN). The large use of routers and other gateways, that are responsible for traffic and bottleneck in networks, has contributed to better processors. This research shows a new concept of processor that supports multi-protocol and dynamic topology using optimized and application specific micro-architecture and instruction set. Some characteristics and results are compared with commercial general-purpose and network processors.
Keywords:
Network Processor, Multi-protocol, Dynamic Topology, Reconfigurable Architecture
References
BARBOZA, Alexandre Ignácio; KOFUJI, Sérgio Takeo "Projeto Mercúrio - Interface de Comunicação de Alta Velocidade", I Workshop de Sistemas Computacionais de Alto Desempenho, WSCAD'2000, São Pedro - SP, pp.9-13
CÂMARA, Daniel; LOUREIRO, Antônio A. F. "Um Novo Protocolo de Roteamento para Redes Móveis Ad hoc", 18° Simpósio de Redes de Computadores, Belo Horizonte, 2000, pp.259-274
COMER, Douglas E., "lnternet working with TCP/IP Principies, Protocols and Architecture Volume 1", 3ª Edition, Ed. Pearson, 1995
FREITAS, Henrique C. de; MARTINS, Carlos Augusto P. S., " Processador Dedicado para Roteamento em Sistemas de Comunicação de Dados", I Congresso de Lógica Aplicada à Tecnologia, LAPTEC'2000, São Paulo, pp.717-721, (Iniciação Científica)
IEEE CS Task Force on Cluster Computing (TFCC) http://www.ece.arizona.edu/~hpdc/tfcc-network
INTEL, " IXP 1200 - Network Processor", Datasheet, May 2000
LUCENT Technologies, The Challenge for Next Generation Network Processors, September 10, 1999, http://www.lucent.com/micro/netcom/platform/npu.html#product
MOTOROLA's MPC860 PowerQUICC Processor, Hardware Specifications, 1999
TRISCEND Corporation, http://www.triscend.com
WAGNER, F.R., PORTO I.J., WEBER R.F., WEBER T.S., "Métodos de Validação de Sistemas Digitais", VI Escola de Computação, SBC, Campinas, 1998
XILINX Development System, "Synthesis and Simulation Design Guide - Designing FPGAs with HDL", 1998
CÂMARA, Daniel; LOUREIRO, Antônio A. F. "Um Novo Protocolo de Roteamento para Redes Móveis Ad hoc", 18° Simpósio de Redes de Computadores, Belo Horizonte, 2000, pp.259-274
COMER, Douglas E., "lnternet working with TCP/IP Principies, Protocols and Architecture Volume 1", 3ª Edition, Ed. Pearson, 1995
FREITAS, Henrique C. de; MARTINS, Carlos Augusto P. S., " Processador Dedicado para Roteamento em Sistemas de Comunicação de Dados", I Congresso de Lógica Aplicada à Tecnologia, LAPTEC'2000, São Paulo, pp.717-721, (Iniciação Científica)
IEEE CS Task Force on Cluster Computing (TFCC) http://www.ece.arizona.edu/~hpdc/tfcc-network
INTEL, " IXP 1200 - Network Processor", Datasheet, May 2000
LUCENT Technologies, The Challenge for Next Generation Network Processors, September 10, 1999, http://www.lucent.com/micro/netcom/platform/npu.html#product
MOTOROLA's MPC860 PowerQUICC Processor, Hardware Specifications, 1999
TRISCEND Corporation, http://www.triscend.com
WAGNER, F.R., PORTO I.J., WEBER R.F., WEBER T.S., "Métodos de Validação de Sistemas Digitais", VI Escola de Computação, SBC, Campinas, 1998
XILINX Development System, "Synthesis and Simulation Design Guide - Designing FPGAs with HDL", 1998
Published
2001-09-10
How to Cite
FREITAS, Henrique Cota de; MARTINS, Carlos Augusto P. S..
Processador de Rede com Suporte a Multi-protocolo e Topologias Dinâmicas. In: BRAZILIAN SYMPOSIUM ON HIGH PERFORMANCE COMPUTING SYSTEMS (SSCAD), 2. , 2001, Pirenópolis.
Anais [...].
Porto Alegre: Sociedade Brasileira de Computação,
2001
.
p. 31-38.
DOI: https://doi.org/10.5753/wscad.2001.19120.
