Compressing Variable-Length Instruction Traces

  • Raphael Moreira Zinsly UNICAMP
  • Sandro Rigo UNICAMP
  • Edson Borin UNICAMP


Trace-driven simulation is a widely used technique to study computer architecture systems and to evaluate micro architecture features. A trace may contain execution information for billions or even trillions of instructions and storing these traces is a challenge itself. In this paper we describe VITC, a one-pass trace compression tool based in streams. VITC is based on SBC and compresses traces by exploiting the natural instruction and data redundancy in instruction streams. The VITC is capable of compressing traces of variable-length instructions, such as x86 instruction traces, and produces compressed files 87 times smaller than gzip and 47 times smaller than bzip2. The compressed traces produced by VITC are, on average, 1200 times smaller than the original ones.
Palavras-chave: Benchmark testing, Streaming media, Linux, Computational modeling, Computer architecture, Microarchitecture, Redundancy
Como Citar

Selecione um Formato
ZINSLY, Raphael Moreira; RIGO, Sandro; BORIN, Edson. Compressing Variable-Length Instruction Traces. In: SIMPÓSIO EM SISTEMAS COMPUTACIONAIS DE ALTO DESEMPENHO (WSCAD), 13. , 2012, Petrópolis. Anais [...]. Porto Alegre: Sociedade Brasileira de Computação, 2012 . p. 103-109.