Arquitetura Maciçamente Paralela para a Estimulação de Movimento através da Correlação de Blocos

• Fernando Rosa do Nascimento UFRGS

DOI: https://doi.org/10.5753/sbac-pad.1995.19850

Abstract

This article present a high parallel architecture to solve the motion estimation problem by the exhaustive correlation between blocs technique. This problem is actually because the world intention to develop as fast as possibly a high definition television (HDTV). The developed architecture is a systolic type and it is proposed to solve in real time the problem, without penalizing in the memory organization to sustain the data flow to the processors.

Keywords: Block matching estimation, parallel architecture, systolic architecture, HDTV, line memory

References

Patricia Bournai et al. SIGNAL manual. Publication Interne 745, IRISA, Universite de Rennes I, Rennes, France, julho 1993.

T. Komarek et P. Pirsch. Array architecture for block matching algorithms. IEEE Transactions on Circuits and Systems, 36(10):1301-1308, outubro 1989.

Fernando R. Nascimento. Méthodologie de conception d'architectures spécialisées - une étude de cas. Tese, Universite de Rennes I, outubro 1992.