Computadores Paralelos com Arquitetura de Dutos

  • Carlos Alberto Sangiorgio USP

Abstract

Parallel computers based on buses have been increasingly used because they are a cheaper and easily implementable option, both at the hardware and software levels. Some parts of the design of the multiprocessor computer MS8701 (LSI-USP) is presented, and several bus topologies, that were studied during the architectural definition phase, are analised.

References

MC68020 32-Bit Microprocessor User's Manual. Prentice-Hall, Inc., Englewood Cliffs NJ, 1984.

MC68881 Floating Point Coprocessor User's Manual. Prentice-Hall, Inc., Englewood Cliffs NJ, 1984.

Clipper 32-Bit Microprocessor, Introduction to the Clipper Architecture, Fairchild Semiconductor Corporation, USA, June 1987.

Computer Architecture and Parallel Processing, Kai Hwang e Fayé A. Briggs. McGraw-Hill International Edition, New York, NY, 1987.

Avaliação de Desempenho de um Sistema Multiprocessador, Zelenovsky, Ricardo, Instituto Militar de Engenharia, Rio de Janeiro, RJ, 1988.

Computer Systems Performance Modeling, Charles H. Sauer e K. Mani Chandy, Prentice-Hall, Inc., Englewood Cliffs, NJ, 1981.

Asynchronous Arbiter Module, R.C.Pearce, J.A.Field e W.D.Litlle, IEEE Trans. Computers, September 1975.

Multiple Bus Architecture, T.N. Mudge, J.P.Hayes e D.C.Winsor, University of Michigan, Computer, June 1987.

Application Dictates Your Choice of a Multiprocessor Model, J.Kent Peacock, EDN, June 1987.

Punching up UNIX Performance, Edward L.Patriquin Jr e Stephen Ricossa, Computer Design, July 1983.

Synchronizing Multiprocessor Access to Shared Operating System Data Structures, Jason Gait, Computer Systems Science and Engineering, October 1987.

Projeto de um Subsistema de Memória de Massa para um Computador de Arquitetura Paralela, Prado, Claudio Almeida, LSI-DEE-EPUSP, Agosto de 1988.

Simulação da Placa de Processamento Geral do MS8701, Sangiorgio, Carlos Alberto, LSI-DEE-EFUSF, Maio de 1988.
Published
1988-09-26
How to Cite
SANGIORGIO, Carlos Alberto. Computadores Paralelos com Arquitetura de Dutos. Proceedings of the International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), [S.l.], p. 280-288, sep. 1988. ISSN 0000-0000. Available at: <https://sol.sbc.org.br/index.php/sbac-pad/article/view/23550>. Date accessed: 18 may 2024. doi: https://doi.org/10.5753/sbac-pad.1988.23550.