Hardware Implementation of Multicast Communication for Interconnection Networls

• I. N. Cota UFRJ
• J. S. Aude UFRJ

DOI: https://doi.org/10.5753/sbac-pad.2000.41234

Resumo

This work is concerned with the implementation of hardware resources to support multicast communication on the Multiplus distributed shared memory multiprocessor. The multicast messages to be transmitted are those required for an efficient implementation of directory-based cache coherence protocols. To achieve this goal, a redesign of the current implementation of the Multiplus multistage interconnection network is proposed. This paper presents the main concepts of the overall redesign and describes the message transmission modes, the cache coherence protocols, the network switching element control logic and the overall multistage interconnection network architecture which have been conceived. An implementation of the network switching element on an Altera EPLD has been carried out from a VHDL description of the circuit functionality.

Palavras-chave: Interconnection Network, Message Transmission Modes, Multicast Network, Broadcast Communication, Message Routing, Directory-Based Cache Coherence Protocols

Referências

"The Multiplus/Multiplix Parallel Processing Environment", J.S. Aude et al. – Proc. of the Int'l Symposium on Parallel Architectures, Algorithms and Networks (I-SPAN96) – Beijing, China, June 1996.

"The Midway Distributed Shared Memory System", B. Bershad, M. J. Zekauskas, W. A. Sawdon, Proc. of the IEEE COMPCON Conference, 1993, pp. 528–537.

"Project and Implementation of a High-Performance Switching Element Using EPLD's", Bronstein, G., Proceedings of the XI Brazilian Microelectronics Society Congress, Águas de Lindóia, São Paulo, pp. 93–98, August 1996.

"Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors", K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, J. Hennessy, Proc. of the 17th Int'l Symp. on Computer Architecture, May 1990, pp. 15–26.

"The Directory-Based Cache Coherence Protocol for DASH Multiprocessor", D. Lenoski et al., Proc. of the 17th Int'l Symp. on Computer Architecture, 1990.

"Deadlock-Free Multicast Wormhole Routing in 2-D Mesh Computers", X. Lin, P. K. McKinley, L. M. Ni, IEEE Transactions on Parallel and Distributed Systems, Vol. 5, No. 8, pp. 793–804, August 1994.

"A Hardware Multicast Routing Algorithm for Two-Dimensional Meshes", P. Mohapatra, V. Varavithya, Proc. of the 8th Symposium on Parallel and Distributed Processing, pp. 198–205, October 1996.

"Implementing Multidestination Worms in Switch Based Parallel Systems: Architectural Alternatives and their Impact", C. B. Stunkel, R. Sivaram, D. K. Panda, Proceedings of the International Symposium on Computer Architecture, pp. 50–61, June 1997.

"Asynchronous Tree-Based Multicasting in Wormhole-Switched MINS", V. Varavithya, P. Mohapatra, IEEE Transaction on Parallel and Distributed Systems, Vol. 10, No. 11, pp. 1159–1177, November 1999.