A Partition-Aware VNF Placement Methodology for FPGA-Equipped NFVIs

• Victor S. Guerra UFRGS
• Gabriel L. Nazar UFRGS

DOI: https://doi.org/10.5753/sbrc.2024.1545

Resumo

In the context of Network Function Virtualization (NFV), Field Programmable Gate Arrays (FPGAs) can be used to reduce bottlenecks introduced by the substitution of dedicated hardware middleboxes by virtualized implementations. The problem of placing Virtualized Network Functions (VNFs) on FPGA-equipped NFV infrastructures, however, imposes additional challenges that require an accurate modeling of the FPGA fabric. More specifically, simultaneous sharing of the FPGA requires careful partitioning of its resources into fixed regions that can be dynamically reconfigure and to which functions can be mapped. In this work, we will demonstrate that accurate modeling of the FPGA partitions into the placement solution is crucial to achieve solutions that are guaranteed to be viable. Experimental results obtained through two Integer Liner Programming models will be used to demonstrate that partition awareness can avoid invalid solutions caused by overestimation of the device capabilities, with a small impact on the number of allocated user requisitions.

Referências

Ajami, R. and Dinh, A. (2011). Embedded network firewall on fpga. In 2011 Eighth International Conference on Information Technology: New Generations, pages 1041–1043.

Doan, T. V., Nguyen, G. T., Reisslein, M., and Fitzek, F. (2023). Sap: Subchain-aware nfv service placement in mobile edge cloud. IEEE Transactions on Network and Service Management, 20:319–341.

Dong, L., da Fonseca, N. L. S., and Zhu, Z. (2021). Application-driven provisioning of service function chains over heterogeneous nfv platforms. IEEE Transactions on Network and Service Management, 18(3):3037–3048.

Draxler, S. and Karl, H. (2019). Spring: Scaling, placement, and routing of heterogeneous services with flexible structures. In Network Softwarization (NetSoft), pages 115–123. 2019 IEEE Conference.

Fiessler, A., Lorenz, C., Hager, S., Scheuermann, B., and Moore, A. W. (2017). Hy-pafilter+: Enhanced hybrid packet filtering using hardware assisted classification and header space analysis. IEEE/ACM Transactions on Networking, 25(6):3655–3669.

Fong, J., Wang, X., Qi, Y., Li, J., and Jiang, W. (2012). Parasplit: A scalable architecture on fpga for terabit packet classification. In 2012 IEEE 20th Annual Symposium on High-Performance Interconnects, pages 1–8.

Henzen, L. and Fichtner, W. (2010). Fpga parallel-pipelined aes-gcm core for 100g ethernet applications. In 2010 Proceedings of ESSCIRC, pages 202–205.

Jiang, W. and Prasanna, V. (2009a). Large-scale wire-speed packet classification on fpgas. pages 219–228.

Jiang, W. and Prasanna, V. K. (2009b). A fpga-based parallel architecture for scalable high-speed packet classification. In 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors, pages 24–31.

Laghrissi, A. and Taleb, T. (2019). A survey on the placement of virtual resources and virtual network functions. In Communications Surveys and Tutorials, pages 1409–1434. IEEE.

Leivadeas, A., Kesidis, G., Ibnkahla, M., and Lambadaris, I. (2019). Vnf placement optimization at the edge and cloud †. Future Internet, 11:69.

Li, X. and Qian, C. (2016). A survey of network function placement. In 2016 13th IEEE Annual Consumer Communications Networking Conference (CCNC), pages 948–953.

Liu, Q., Xu, Z., and Yuan, Y. (2015). High throughput and secure advanced encryption standard on field programmable gate array with fine pipelining and enhanced key expansion. IET Computers & Digital Techniques, 9(3):175–184.

Lopes, F. B., Nazar, G. L., and Schaeffer-Filho, A. E. (2021). Vnfaccel: An fpga-based platform for modular vnf components acceleration. In 2021 IFIP/IEEE International Symposium on Integrated Network Management (IM), pages 250–258.

Lopes, F. B., Schaeffer-Filho, A., and Nazar, G. (2023). Modular vnf components acceleration with fpga overlays. IEEE Transactions on Network and Service Management, 20:846–857.

NetworkX (2014). Networkx — networkx documentation. Accessed: 2024-01-28.

Niemiec, G. S., Batista, L. M. S., Filho, A. E. S., and Nazar, G. L. (2020). A survey on fpga support for feasible execution of vnfs. In Communications Surveys & Tutorials, pages 504–525. IEEE, VOL. 22, NO. 1, FIRST QUARTER 2020.

Paganelli, F., Cappanera, P., Brogi, A., and Falco, R. (2021). Profit-aware placement of multi-flavoured vnf chains. In Cloud Networking (CloudNet), pages 48–55. 2021 IEEE 10th International Conference.

Qi, D., Shen, S., and Wang, G. (2019). Towards an efficient vnf placement in network function virtualization. Computer Communications, 138:81–89.

Santos, G. L., Bezerra, D., Rocha, , Ferreira, L., Moreira, A., Gonçalves, G., Marquezini, M., Recse, A., Mehta, A., Kelner, J., Sadok, D., and Endo, P. (2021). Service function chain placement in distributed scenarios: A systematic review. Journal of Network and Systems Management, 30.

Sharma, G. P., Tavernier, W., Colle, D., and Pickavet, M. (2020). Vnf-aapc: Accelerator-aware vnf placement and chaining. In Computer Networks. Elsevier, Computer Networks 177 (2020), 107329.

Smekal, D., Hajny, J., and Martinasek, Z. (2018). Comparative analysis of different implementations of encryption algorithms on fpga network cards. IFAC-PapersOnLine, 51(6):312–317. 15th IFAC Conference on Programmable Devices and Embedded Systems PDeS 2018.

Soliman, M. I. and Abozaid, G. Y. (2011). Fpga implementation and performance evaluation of a high throughput crypto coprocessor. Journal of Parallel and Distributed Computing, 71(8):1075–1084.

Solozabal, R., Ceberio, J., Sanchoyerto, A., Zabala, L., Blanco, B., and Liberal, F. (2020). Virtual network function placement optimization with deep reinforcement learning. IEEE Journal on Selected Areas in Communications, 38:292–303.

Sun, J., Zhang, Y., Liu, F., Wang, H., Xu, X., and Li, Y. (2022). A survey on the placement of virtual network functions. Journal of Network and Computer Applications, 202:103361.

Xilinx (2021). Vivado design suite user guide: Dynamic function exchange (ug909). [link]. [Online; accessed March 27, 2023].

Xu, Z., Cui, Y., and Jiang, Y. (2018). Confv: An endhost-cloud collaborated network function virtualization framework. 2018 2nd IEEE Advanced Information Management,Communicates,Electronic and Automation Control Conference (IMCEC), pages 1280–1284.

Yang, Y.-H. E., Jiang, W., and Prasanna, V. K. (2008). Compact architecture for high-throughput regular expression matching on fpga. ANCS ’08, page 30–39, New York, NY, USA. Association for Computing Machinery.

Zhang, Q., Xiao, Y., Liu, F., Lui, J. C., Guo, J., and Wang, T. (2017). Joint optimization of chain placement and request scheduling for network function virtualization. 2017 IEEE 37th International Conference on Distributed Computing Systems (ICDCS), pages 731–741.

Zodpe, H. and Sapkal, A. (2020). An efficient aes implementation using fpga with enhanced security features. Journal of King Saud University - Engineering Sciences, 32(2):115–122.