Identificação Automática de Dark Silicon em Processadores Multicore
Resumo
Atualmente, os projetos de processadores modernos têm reduzido a área do chip que pode ser utilizada em frequência máxima de clock a fim de continuarem a evolução de desempenho conforme a lei de Moore. A porção de área que deve ser mantida em baixa frequência é denominada Dark Silicon. Como é uma situação dependente do processo tecnológico utilizado, é essencial que os projetos de processadores modernos considerem a identificação dessa porção de área a fim de explorarem alternativas para mitigá-la. Este trabalho propõe identificar e estimar o quantidade de Dark Silicon a partir da ferramenta MultiExplorer. Para avaliar essas estimativas, experimentos foram realizados em projetos de processadores multicore reais fabricados com diferentes processos tecnológicos (90nm-22nm).
Referências
Allred, J. M. (2013). Designing, optimizing, and sustaining heterogeneous chip multiprocessors to systematically exploit dark silicon. PhD thesis, UTAH STATE UNIVERSITY.
Borkar, S. (1999). Design challenges of technology scaling. Micro, IEEE, 19(4):23–29.
Borkar, S. (2009). Design perspectives on 22nm cmos and beyond. In Proceedings of the 46th Annual Design Automation Conference, pages 93–94. ACM.
Devigo, R., Duenha, L., Azevedo, R., and Santos, R. (2015). Multiexplorer: A tool set for multicore system-on-chip design exploration. In Proceedings of the 26th International Conference on Application-specic, Systems, Architectures and Processors. IEEE.
Duenha, L., Guedes, M., Almeida, H., Boy, M., and Azevedo, R. (2014). Mpsocbench: A toolset for mpsoc system level evaluation. In International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), pages 164– 171. IEEE.
Esmaeilzadeh, H., Blem, E., Amant, R. S., Sankaralingam, K., and Burger, D. (2012). Dark silicon and the end of multicore scaling. IEEE Micro, (3):122–134.
Hardavellas, N., Ferdman, M., Falsa, B., and Ailamaki, A. (2011). Toward dark silicon in servers. IEEE Micro, 31(EPFL-ARTICLE-168285):6–15.
Li, S., Ahn, J. H., Strong, R. D., Brockman, J. B., Tullsen, D. M., and Jouppi, N. P. (2009). Mcpat: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In Microarchitecture, 2009. MICRO-42. 42nd Annual IEEE/ACM International Symposium on, pages 469–480. IEEE.
Nathan Goulding-Hotta, Jack Sampson, G. V. S. G. J. A. P.-C. H. M. A. S. N. V. B. J. B. S. S. e. M. B. l. (2011). The greendroid mobile application processor: An architecture for silicon's dark future. IEEE Micro, 31(2):86–95.
Robert H. Dennard, Fritz H. Gaensslen, H. n. Y. V. L. R.-E. B. A. and Leblanc, R. (1974). Design of ion-implanted mosfets with very small physical dimensions. IEEE Journal of Solid-Circuits, pages 256–267.
Schaller, R. R. (1997). Moore's law: Paste, present and future. IEEE Spectrum, 34(6):52–59.
Ubal, R., Jang, B., Mistry, P., Schaa, D., and Kaeli, D. (2012). Multi2sim: a simulation framework for cpu-gpu computing. In Proceedings of the 21st international conference on Parallel architectures and compilation techniques, pages 335–344. ACM.
Ubal, R., Sahuquillo, J., Petit, S., and Lopez, P. (2007). Multi2sim: A simulation framework to evaluate multicore-multithreaded processors. In International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), pages 62– 68.
Venkatesh, G., Sampson, J., Goulding, N., Garcia, S., Bryksin, V., Lugo-Martinez, J., Swanson, S., and Taylor, M. B. (2010). Conservation cores: reducing the energy of mature computations. In ACM SIGARCH Computer Architecture News, volume 38, pages 205–218. ACM.
Borkar, S. (1999). Design challenges of technology scaling. Micro, IEEE, 19(4):23–29.
Borkar, S. (2009). Design perspectives on 22nm cmos and beyond. In Proceedings of the 46th Annual Design Automation Conference, pages 93–94. ACM.
Devigo, R., Duenha, L., Azevedo, R., and Santos, R. (2015). Multiexplorer: A tool set for multicore system-on-chip design exploration. In Proceedings of the 26th International Conference on Application-specic, Systems, Architectures and Processors. IEEE.
Duenha, L., Guedes, M., Almeida, H., Boy, M., and Azevedo, R. (2014). Mpsocbench: A toolset for mpsoc system level evaluation. In International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), pages 164– 171. IEEE.
Esmaeilzadeh, H., Blem, E., Amant, R. S., Sankaralingam, K., and Burger, D. (2012). Dark silicon and the end of multicore scaling. IEEE Micro, (3):122–134.
Hardavellas, N., Ferdman, M., Falsa, B., and Ailamaki, A. (2011). Toward dark silicon in servers. IEEE Micro, 31(EPFL-ARTICLE-168285):6–15.
Li, S., Ahn, J. H., Strong, R. D., Brockman, J. B., Tullsen, D. M., and Jouppi, N. P. (2009). Mcpat: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In Microarchitecture, 2009. MICRO-42. 42nd Annual IEEE/ACM International Symposium on, pages 469–480. IEEE.
Nathan Goulding-Hotta, Jack Sampson, G. V. S. G. J. A. P.-C. H. M. A. S. N. V. B. J. B. S. S. e. M. B. l. (2011). The greendroid mobile application processor: An architecture for silicon's dark future. IEEE Micro, 31(2):86–95.
Robert H. Dennard, Fritz H. Gaensslen, H. n. Y. V. L. R.-E. B. A. and Leblanc, R. (1974). Design of ion-implanted mosfets with very small physical dimensions. IEEE Journal of Solid-Circuits, pages 256–267.
Schaller, R. R. (1997). Moore's law: Paste, present and future. IEEE Spectrum, 34(6):52–59.
Ubal, R., Jang, B., Mistry, P., Schaa, D., and Kaeli, D. (2012). Multi2sim: a simulation framework for cpu-gpu computing. In Proceedings of the 21st international conference on Parallel architectures and compilation techniques, pages 335–344. ACM.
Ubal, R., Sahuquillo, J., Petit, S., and Lopez, P. (2007). Multi2sim: A simulation framework to evaluate multicore-multithreaded processors. In International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), pages 62– 68.
Venkatesh, G., Sampson, J., Goulding, N., Garcia, S., Bryksin, V., Lugo-Martinez, J., Swanson, S., and Taylor, M. B. (2010). Conservation cores: reducing the energy of mature computations. In ACM SIGARCH Computer Architecture News, volume 38, pages 205–218. ACM.
Publicado
18/10/2015
Como Citar
SILVA, Ana Caroline; BIGNARDI, Tony; DE PALMA, Edilson; ALVES, Rafael; HAYASHI, Clara; SANTOS, Ricardo.
Identificação Automática de Dark Silicon em Processadores Multicore. In: SIMPÓSIO EM SISTEMAS COMPUTACIONAIS DE ALTO DESEMPENHO (SSCAD), 16. , 2015, Florianópolis.
Anais [...].
Porto Alegre: Sociedade Brasileira de Computação,
2015
.
p. 96-107.
DOI: https://doi.org/10.5753/wscad.2015.14275.
